2025-10-14 19:22:59 +11:00
|
|
|
; ModuleID = "main"
|
|
|
|
|
target triple = "x86_64-pc-windows-msvc"
|
|
|
|
|
target datalayout = ""
|
|
|
|
|
|
2025-10-14 21:23:11 +11:00
|
|
|
@"true" = constant i1 1
|
|
|
|
|
@"false" = constant i1 0
|
2025-10-14 20:02:22 +11:00
|
|
|
define i32 @"main"()
|
2025-10-14 19:22:59 +11:00
|
|
|
{
|
2025-10-14 20:02:22 +11:00
|
|
|
main_entry:
|
2025-10-14 21:30:56 +11:00
|
|
|
%".2" = alloca float
|
|
|
|
|
store float 0x4014000000000000, float* %".2"
|
|
|
|
|
%".4" = load float, float* %".2"
|
|
|
|
|
%".5" = fcmp oeq float %".4", 0x4014000000000000
|
2025-10-14 21:23:11 +11:00
|
|
|
br i1 %".5", label %"main_entry.if", label %"main_entry.else"
|
|
|
|
|
main_entry.if:
|
2025-10-14 21:30:56 +11:00
|
|
|
ret i32 1
|
2025-10-14 21:23:11 +11:00
|
|
|
main_entry.else:
|
2025-10-14 21:30:56 +11:00
|
|
|
ret i32 0
|
2025-10-14 21:23:11 +11:00
|
|
|
main_entry.endif:
|
2025-10-14 21:30:56 +11:00
|
|
|
ret i32 0
|
2025-10-14 19:22:59 +11:00
|
|
|
}
|